Abstract-This paper compares bit v.s. symbol interleaving for parallel-concatenated trellis-coded turbo codes, employing the turbo encoder structure proposed in [1] . To compare systems optimized with the same techniques, the paper extends the turboencoder design procedure proposed in [2] to bitinterleaved systems. We discuss a method to jointly design the multiple required interleavers for the bitinterleaved system, and a procedure to select constituent encoders that can take advantage of the interleaver structure to achieve a low error floor.
I. INTRODUCTION
The purpose of this paper is to compare bit v.s. symbol interleaving for parallel-concatenated trelliscoded turbo codes (PCTCM), with constituent encoders of rate ¢ ¡ ¤ £ , ¦ ¥ § . The turbo encoders for trellis-coded modulation proposed in the literature employ either bitinterleaving, where bit interleavers keep the bitstreams separate [1] , or symbol interleaving [3] , [4] , [2] , where the binary inputs are treated as one symbol over the extension field © . The performance difference among these turbo encoders does not allow a fair comparison between bit and symbol interleaving since each approach includes additional design choices, such as the conThis work was supported by National Science Foundation CAREER Award 9733089, the Xetron Corporation, and Conexant through California MICRO grant 00-162. In [2] a careful turbo encoder design for symbolinterleaving achieved a performance advantage over the symbol and bit interleaved systems previously reported in the literature. The turbo encoder structure in [2] , combined the bit-interleaved encoder structure in [1] with a symbol interleaver. Fig. 1  and 2 show an example of the bit and symbol interleaved turbo code in [1] and [2] which makes possible comparison of bit vs. symbol interleaving in two systems that are optimized by the same techniques and employ the same basic structure. Moreover, the performance of the designed bit interleaved system is compared to previously reported bit-interleaved results in the literature.
The turbo encoder design consists of two components, the interleaver design and the constituent encoder design, which are examined in Sections II and III respectively. More specifically, Section II proposes to jointly design the multiple interleavers required for a bit-interleaved system, and presents a semi-random interleaver construction method. Section III investigates a method to select the constituent encoders that leads to a lower error floor. Section IV presents simulation results, and Section V concludes the paper.
II. MULTIPLE INTERLEAVER DESIGN
The role of the interleaver is to lower the error floor, as is called the flattening of the bit error rate curve turbo codes exhibit for moderate to high values of SNR. The error floor depends upon the free distance of the turbo code. The error events with small number of inputs typically determine the free distance, thus the interleaver is designed to avoid them.
An interleaver of length after interleaving. The spread interleaver is described in [5] as a semi-random interleaver based on the random selection without replacement of , such that
An extension of the spread interleaver [2] , [6] takes into account multiple error events, by imposing two additional constraints on the interleaver construction 
Constraint 2 Reject the
Bit-interleaved systems for high spectral efficiency typically employ ¥ § parallel bit interleavers, as for example in Fig.1 . The above criteria can be applied to individually create each required interleaver independently. However, to avoid error events with inputs that span different interleavers, the same design criteria can be applied across the interleavers, in a joint multiple interleaver design.
We propose to sequentially design the interleavers, where each new interleaver has to satisfy not only constraints applied on itself, but also constraints with respect to the already constructed interleavers. Let 
The extension is straightforward for the second and third constraints.
High values of
, and x help the interleaver to avoid more error events and thus achieve a lower error floor [7] , but make more difficult to identify an interleaver that satisfies them. We propose a semirandom interleaver construction technique that allows interleavers that achieve substantial values of P , h , and x in practice.
A. Construction Procedure
The generation of a length ) [8] . Because many encoders achieve the optimal h )
, a more refined search may examine the distance for additional small input weights such as
etc. This method to assess the performance examines only the minimum output weight, and does not take into account how the output weight varies with the error event length.
However, to achieve a low error floor using the interleaver designed in Section II, it is important that the output weight increases with the error event length, so that further dispersing the inputs may lead to increased output weight. More specifically, for semi-random interleavers constructed to satisfy specific constraint parameters (see Sec. II), the free distance of the overall turbo encoder depends on the minimum output weight of small input-weight error events with length greater than the constraint parameters.
The typical approach for turbo code design selects constituent encoders and then designs the interleaver(s) specifically tailored to the constituent encoders. In this paper we propose a reversed procedure. First, for a specific interleaver length identify a semi-random interleaver that satisfies constraints with as high parameters Identify the set of encoders (for example using the search space proposed in [2] , [10] ) with infinite h R that achieve the highest h )
, and have good An additional good property of a constituent encoder is that the output weight increases with the error event length, for small input weights. This implies that small input weight error events do not contain a zero-input zero-output loop, which can be checked for example by examining whether
. The codes presented in the simulation results were designed with this procedure.
IV. SIMULATION RESULTS
This section provides simulation results for 
, optimized for squared Euclidean distance. The encoder polynomials are as described in [2] . ). The same plot shows the performance of the bit-interleaved system in [1] and the symbol-interleaved system in [2] . The proposed bit-interleaved encoder performs better than the encoder in [1] , and has a lower error floor than the symbol-interleaved system in [2] . However, the symbol-interleaved system converges earlier. Symbol interleaving imposes less constraints on the iterative decoding, as argued in [2] . Fig. 4 plots for bit/sec/Hz and ). Again the symbol-interleaved system converges earlier. Fig. 5 shows that the designed bit-interleaved system performs better than the bit-interleaved system in [1] . (7) 1.143 1.9 2 1.14(4) 0.38(7) 1.143 1.9 3 1.14(4) 0.38(7) 1.143 1.9 4 1.14(4) 0.38(4) 1.143 1.9 5 1.14(4) 0.38(4) 1.143 1.9 6 1.14(4) 0.38 (4) We presented a method to select constituent encoders and jointly design the interleavers for a bitinterleaved trellis-coded modulated turbo encoder. The designed system performs better than the bitinterleaved approach in [1] . However, a symbolinterleaved system optimized with the same techniques [2] can converge earlier at the cost of a slightly higher error floor. 
